mcFPGA-G40L 2017-02-08T17:08:59+00:00
8 weeks to FPGA to ASIC sample delivery

Fastest Time-to-Market

for new FPGA to ASIC Conversion and future derivative designs
8 to 10 weeks for new FPGA to mcFPGA ES Sample Delivery!
Altera FPGA to BaySand mcFPGA (ASIC)
Seamless FPGA to ASIC Conversion
Drop-in Replacement for Altera/Xilinx FPGA
Package, Pin & Functional Compatible

Replace these FPGA ► mcFPGA ASIC

More than 2X Lower Unit Cost in 10 Weeks!








FPGA to ASIC Conversion

FPGA to ASIC Migration

FPGA to ASIC Replacement

HardCopy Replacement

Easypath Replacement

FPGA Volume Production



FPGA to mcFPGA Compatibility
Device Family
Device Mapper
Ask Us




mcFPGA-G40L delivers breakthrough advantages in performance, power efficiency, density and system integration advantages that are unmatched in the industry. Featuring the revolutionary Metal Configurable Standard Cell (MCSC) technology, the mcFPGA-G40L family of products deliver more than 2x in power savings and unit price for seamless migration of both Altera and Xilinx families of FPGAs into production with the shortest TTM.


Think mcFPGA-G40L : Best-in-Class Solution for FPGA Replacement & Volume Production

You’ll discover the mcFPGA-G40L delivers breakthrough advantages over various Altera and Xilinx FPGA families. Leveraging benefits and proven transceiver and memory interface technology, mcFPGA-65L family provides an unprecedented level of system bandwidth with complexity. Key benefits include:

  • Technology : GF 40nm LP
  • TTM : 7~ 10 Weeks (RTL to Engineering Sample)
  • Up to 40M Usable Gates (Std. Cell ASIC Gates)
  • Up to 1000 I/Os : All IO standards for (1.2v – 3.3v)
  • Up to 70Mbits MCSC Block RAMs (mcBRAM)
  • Up to 96 channels of Multi-Protocol Transceiver (12.5 Gbps)
  • Multi-Protocol PCS (Optimized per Protocol)
  • 1600 Mbps DDR3 performance
  • 1.6 GHz PLL for multiple clock generations
  • 1.6 Gbps LVDS performance
  • Unlimited & Flexible Clock Scheme
  • Seamless FPGA to mcFPGA migration with ease


mcFPGA-G40L Foundation Technology Features

  • MCSC Core (mcCORE) :
    • 12-grid MCSC standard cells
    • Low Power Design – Power Gating, Island supported
    • 500+ cells with multiple drives and functions
    • Multi-Vt Support for performance/power optimization
  • MCSC Memory:
    • 10K DP Block RAMs
    • 20K SP Block RAMs
    • Register File for small or wide memories (FPGA Distributed RAM equivalent)
    • Functionality and feature are super-set of both Altera and Xilinx Memories
  • MCSC IO (mcMPIO)
    • MPIO => Multi-Standard I/Os (1.2v – 3.3v) : supports all I/O standards
    • Supported IO standards:
      • Low speed LVCMOS, LVTTL 1.5V to 3.3V
      • Memory interface SSTL 1.5V to 2.5V, HSTL 1.5V to 1.8V
      • Differential I/O LVDS 2.5V
      • On-chips termination (static and dynamic)
    • 1.6GHz PLL with SSC Generation
    • Low Jitter Perfromance
    • 9 Different Outputs per PLL with different frequency & phase
    • Supports spread spectrum input clock and PLL re-configuration
  • MCSC Transceiver
    • 12.5Gbps Multi-Protocol support
    • Synthesizable and optimizable PCS per desired protocol
    • Flexible placement and assignment
    • LVDS PHY supports serializer/deserializer (SERDES), dynamic phase alignment (DPA), and soft-CDR circuitry
    • DDR phy supports read/write leveling, on chip termination and calibration, half/quarter rate
  • Full Package Compatibility for FPGAs

Device Family Table

mcFPGA-G40L : Your Best Choice for FPGA to ASIC Conversion & Volume Production

mcFPGA-G40L devices with 12.5Gbps transceivers : Upto 40 Million Standard-Cell ASIC usable gates and 96 full-duplex clock data recovery (CDR)-based transceivers at up to 12.5Gbps

Find your mcFPGA device mapping for your current FPGAs>>

* Scroll to the right for more info.
Device Usable Gate (M) M10K Memory (K) PLL IO Tran CH
mcFG40L-10S 4.0 750 7,500 8 400 8
mcFG40L-20S 7.5 1,700 17,000 12 500 12
mcFG40L-30S 15.0 2,889 28,889 12 800 32
mcFG40L-40S 24.0 4,000 40,000 20 800 40
mcFG40L-50S 30.0 5,556 55,560 32 1000 48
mcFG40L-60S 40.0 7,000 70,000 32 1250 96